Abstract-Biological cells are characterized by highly complex phenomena and processes that are, to a great extent, interdependent. To gain detailed insights, devices designed to study cellular phenomena need to enable tracking and manipulation of multiple cell parameters in parallel; they have to provide high signal quality and high-spatiotemporal resolution. To this end, we have developed a CMOS-based microelectrode array system for in vitro applications that integrates six measurement and stimulation functions, the largest number to date. Moreover, the system features the largest active electrode array area to date (4.48 × 2.43 mm 2 ) to accommodate 59 760 electrodes, while its power consumption, noise characteristics, and spatial resolution ( Index Terms-Extracellular recording and stimulation, high channel count, high-density microelectrode array (HD-MEA), impedance spectroscopy, low noise, low power, multifunctionality, neural interface, neurotransmitter detection, pre-charging, pseudo-resistor, switch matrix.
The flow of ions through the cell membrane generates changes in electrical potentials that can be measured using standard electronic circuitry. Apart from electrical signals, cells also use chemical compounds for signaling, as it is the case in neuronal synapses (contacts between neuronal cells). The chemicals that transmit signals across the synaptic cleft, so-called neurotransmitters, play a significant role in brain diseases, such as schizophrenia, Alzheimer's, and Parkinson's disease [1] ; electrochemical methods, such as cyclic voltammetry are commonly used to detect their presence [2] [3] [4] . To study cell network dynamics, a bidirectional interaction, which also includes electrical stimulation of cells, is desired. To ensure precise and selective stimulation of individual neurons, characterization of the electrodes [5] , the cell-electrode attachment, and the cell morphology [6] is first performed, typically by means of impedance spectroscopy [7] . This method can also be used for investigation of anisotropic and inhomogeneous electrical conductivity of tissue and culture medium, label-free detection of cancer [8] , [9] and studies of neurodegenerative diseases [10] . Simultaneous examination of electrical and chemical cell signaling noninvasively over extended periods of time, performing targeted electrical stimulation, and tracking cellular movements or changes in the electrical interface via changes of impedance, will provide valuable insights in the behavior of individual cells and cell ensembles and help diagnose and treat different disorders.
Microelectrode arrays (MEAs) are well-established platforms for in vitro, extracellular investigation of electrogenic cells that feature multiple electrodes for parallel electrical recording and stimulation [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] . They are widely used for investigations of cell cultures and cell tissues, such as organotypic brain slices and retinae [14] , [15] . Various MEA systems have been developed to date, featuring different substrates, numbers of electrodes, and electrode pitches [22] . Owing to the small feature size of CMOS technology, recent CMOS-based MEA systems comprise thousands of electrodes at pitches of tens of micrometer, down to a few micrometer [17] [18] [19] [20] [21] , which is crucial to obtain detailed Fig. 1 . Illustration of the multi-functional, switch-matrix-based HD-MEA system featuring action potential (AP) readout, local field potential (LFP) readout, current readout (CR), impedance measurement (IM), neurotransmitter detection (NTD) and stimulation (ST) channels insights into cellular and sub-cellular phenomena [23] . The two most common CMOS-MEA architectures base either on the in-pixel front-end amplifiers [18] [19] [20] , or on the switch matrix [17] , [21] , where the amplifiers reside outside of the electrode array and are connected to the electrodes via a programmable matrix of switches. Both approaches have been detailed and compared in [22] .
Contemporary MEAs feature up to three different types of measurement/stimulation functions. The high-density (HD) MEAs in [17] [18] [19] [20] [21] feature only voltage recording and/or voltage/current stimulation; they are limited either in the noise performance [18] [19] [20] , spatial resolution [19] , or number of readout channels [17] [18] [19] [20] [21] . The systems in [2] [3] [4] and [6] feature a combination of neurotransmitter, impedance, and/or electrophysiology measurement functions, however, they have a very low number of channels, low-spatial resolution and no stimulation capabilities.
In this paper, we present a HD-MEA system that allows performing multiple measurement/stimulation functions in parallel (Fig. 1) . The implemented switch-matrix approach [17] , [21] allows connecting any electrode to any of the measurement/stimulation channels. Moreover, the system significantly advances some of the characteristic MEA features. This paper is organized as follows. The system architecture, its functional units, and their integration into a single system are described in Sections II-IV, the electrical and biological measurements are described in Sections V and VI, while Section VII gives a detailed comparison to the state-of-theart and concludes the paper.
II. SYSTEM ARCHITECTURE
A list of the different functional units integrated in the system, as well as of the respective design requirements, is given in Table I . The number of measurement/stimulation channels is limited by the chip area and overall power consumption. The processes of neuronal cells can extend over a few hundred micrometer (Purkinje neurons) and more, hence, to explore functional connections in fairly distant regions of tissue slices (mm distance), we have opted for at least 4 × 2 mm 2 of active electrode array area. The data sampling frequency of 20 kS/s has been chosen based on the frequency range of extracellular signals of different cells, including neuronal action potentials (APs), 300 Hz-10 kHz, neuronal local field potentials (LFPs), 1-300 Hz, and cardiac APs, 1 Hz-1 kHz. To prevent cells heating by more than 2°C, the targeted power consumption was below 100 mW.
The block diagram of the overall system is depicted in Fig. 2 . The details on each of the functional units are given in the next section, with the exception of the current recording unit, which will not be covered here due to space limitations.
III. FUNCTIONAL UNITS

A. Electrode Array
The electrode array features 59 760 microelectrodes (3 × 7.5 μm 2 ), distributed over 332 × 180 pixels, at a 13.5 μm pitch (5487 electrodes/mm 2 ), covering an area of 4.48 × 2.43 mm 2 . The underlying electrode routing in the electrode array was switch-matrix-based [17] , [21] , and organized in pixels, whose block diagram is shown in Fig. 3 . Each pixel contained four transmission gates with approximately 600 on-resistance, and three SRAM cells. The SRAM cells were used to set the state of three switches (SW0-SW2) that connected either the electrode to a signal wire, or pairs of wires. The fourth switch (SW3) was used to connect the electrode to a stimulation unit using a low-impedance routing path, which contained only two switches. The largest electrode block providing maximum spatial resolution consisted of 45 × 45 electrodes or pixels (607.5 × 607.5 μm 2 , 2025 pixels), containing four times more pixels and covering twice the area of the largest HD block in [21] . The more advanced features of this switch matrix came from the more advanced CMOS technology used (0.18 μm, instead of 0.35 μm), and from the particular switch arrangement implemented.
The arrangement of the switches in the electrode array achieved a maximal routing flexibility, so that any electrode could be connected to any measurement/stimulation channel. Additionally, different electrodes can be simultaneously routed to different measurement/stimulation units, which enables conducting complex experiments, targeting different cell features in parallel. The array switch pattern also allows for locally connecting multiple electrodes (e.g., 4, 9, or 16 electrodes) to obtain a sensing area of rectangular shape and arbitrary size. These pseudo-large electrodes enable charge integration over a large area, which can be used in recording LFPs and may prove beneficial in neurotransmitter detection (NTD).
The physical layout of the array was generated using a custom C++ application that described the switch matrix as a mathematical graph. An electrode routing configuration was generated by means of Integer Linear Programming, where the routing was mapped into a max-flow, min-cost problem, similar to [17] and [21] . The reconfiguration of the entire array takes up to 4.5 ms.
B. Voltage Recording Channels
The 2048 AP recording channels were organized in 32 recording blocks [ Fig. 4(a) amplifier, and one successive-approximation-register (SAR) analog-to-digital converter (ADC). Inside each block, bias circuitry and digital control logic were shared among 16/64 channels. Weak extracellular signals were amplified by the four amplification stages, with a programmable gain from 29 to 77 dB (steps of 6 dB), after which they were sampled at 20 kS/s and digitized by the 10-bit 1.28-MS/s SAR ADC. To suppress interferences from power supplies and substrate, the whole signal chain of the AP recording channel featured fully differential structure.
As the noise performance of the signal chain was mostly determined by the first stage, about half of the total recording channel power (∼8.6 μW) was allocated to this stage to achieve a low noise level. To further reduce the noise, a resistively loaded open-loop amplifier topology has been adopted [28] [29] [30] [ Fig. 4(b) ]. Traditional CMOS neural amplifiers employ closed-loop topologies with high-gain operational transconductance amplifiers (OTAs) [31] , which use pMOS input differential pairs and nMOS active loads. nMOS transistors normally have a much higher flicker noise level than pMOS transistors, and, thus, add substantial noise in the AP band. In contrast, the resistive loads do not generate flicker noise and contribute less thermal noise, if the voltage drop across the two types of loads is equal. Therefore, the proposed open-loop topology achieved a lower noise level (<3 μV RMS ) than traditional topologies with similar power consumption. However, one drawback of this topology is that its gain can vary significantly due to process and temperature (PT) variations. To keep such variations low, a constant-g m biasing circuit was used to generate the tail current of the amplifier Owing to the relaxed noise requirements, the g m of its input transistors was reduced to cut power consumption, and thus less load capacitance was required to realize the anti-aliasing filtering. The load capacitor, C 4 , can be tuned to set the low-pass corner frequency to around 6 kHz.
In addition to achieving low noise, the two CT stages had to remove low-frequency (<1 Hz) electrode potential drifts and control their offsets to avoid saturating succeeding amplifiers in large-gain configurations. Therefore, a high-pass filter (HPF, C 1 and R PR1 ) has been implemented in front of the first stage to remove the electrode potential drifts, and the HPF (C 3 and R PR2 ) in the second stage to null the first-stage offset. Due to the dc feedback through R PR2 , the offset of the amplifier A 2 was divided by A V 2 when referred to the input of the second stage, and further divided by the first-stage gain when referred to the electrode.
Both HPFs had to have very low corner frequencies ( f HPF < 10 Hz) to avoid filtering out AP signals and adding excessive noise into the AP band. Nonetheless, C 1 and C 2 had to be around a few picofarad due to area constraints, and, thus, R PR1 and R PR2 had to be in the T range. Such large resistances are usually realized with so-called "pseudoresistors," i.e., MOS transistors biased in the weak inversion region. However, in conventional structures, the transistor gates are biased with fixed voltages, so that the threshold voltage (V T ) may significantly vary due to PT variations, which yields a large spread in resistances. To guarantee a good uniformity of f HPF , two pseudo-resistor structures have been devised [29] , [30] [ Fig. 4(c) ]. R PR1 consisted of a pMOS (M 1 ) and an nMOS (M 2 ) transistor connected like a transmission gate. Their gates were biased by a pMOS and an nMOS current mirror, respectively. Hence, the first-order dependence of their overdrive voltages (V OV ) on V T has been cancelled. For R PR2 a similar structure as in [32] was adopted, which consists of two nMOS transistors (M 3 and M 4 ) connected in series. Here, an nMOS-only level shifter (M 5 , M 6 , and M 7 ) was used to bias the gates of M 3 and M 4, instead of a pMOS level shifter in [32] , to obtain a better process tracking. V OV3 was approximately equal to
, and had a weak dependence on V T . Thus, resistance variations of both R PR1 and R PR2 were substantially smaller than those of the conventional structures. In addition, both R PR1 and R PR2 were designed symmetrically around their common-mode voltages, which entailed a good linearity. Furthermore, the two resistances were inversely proportional to the bias currents (I B1 − I B4 ), which can be tuned to adjust f HPF for compensating PT variations and to accommodate different experimental scenarios. This adjustability was realized by using two 7-bit current DACs [shared by 16 channels, Fig. 4(d) ] for two stages. The DACs relied on the currentdivision principle of MOS transistors and were realized using a compact MOSFET-only R-2R ladder structure [33] .
To reduce area and power consumed by the last two stages and the ADCs, 8-to-1 multiplexing has been realized in front of both stages. To ease the implementation of multiplexing and handle large signal swings, the SC topology has been chosen. With a large gain (∼47 dB) provided by the two CT stages, the sampling noise of the two SC amplifiers is negligible when referred to the electrode. However, when the CT output of the second-stage amplifier, V O2_i , was connected to an input capacitor of the SC third stage [e.g., C 1_i in Fig. 5(a) ], V O2_i got disturbed and could not settle to a 10-bit accuracy within the tracking phase (∼47 μs), as the second-stage bandwidth was limited to around 6 kHz. To solve this issue a CT buffer could have been added after each second-stage amplifier, but this would have entailed additional power consumption. In this paper, a pre-charging amplifier, A Pre, was connected to V O2_i at the beginning of the tracking phase and drove C 1_i [ Fig. 5(a) ]. Thus, V O2_i was disturbed only by a small capacitor (input capacitance of A Pre C 1_i ). At the end of pre-charging, the voltage of C 1_i was already quite close to V O2_i [ Fig. 5(b) ], so that V O2_i could settle to the required accuracy in the remaining tracking phase. As A Pre was shared among eight channels, the power overhead was negligible.
The LFP and AP channels shared a similar topology. The 32 LFP channels have been divided into four blocks, each containing 8 CT first-and second-stage amplifiers, one SC third-stage amplifier, and one SAR ADC. The two CT stages featured the same topologies as the AP channels, with highpass corner frequencies lower than 1 Hz. The third stage and the ADC were the same as those in the AP channels with a reduced clock rate.
C. Neurotransmitter Detection Channels
The NTD circuit is based on the fast-scan cyclic voltammetry (FSCV) technique [34] [35] [36] [37] [38] . This technique relies on applying a triangular-shape voltage signal with gradients of more than 100 V/s between a working and a reference electrode, and measuring the resulting current flowing through the working electrode. The trace of the measured current versus the applied voltage, i.e., cyclic voltammogram (CV), provides information about the electrochemical properties of the analytes in the cell medium. In this realization, the reference electrode potential was kept constant while the working electrode potential was swept to minimize disturbances to the other measurement units on the chip.
The NTD channels were grouped into four blocks, each block consisting of seven transimpedance amplifiers (TIAs), which were designed to copy the CV scan voltage to the electrode and measure the electrode current. To maintain the timing information, the scan voltage and the seven current signals were multiplexed and then sampled at 20 kS/s by a 10-bit SAR ADC.
Two novel TIA circuit topologies were developed: TIA A was designed to record from large electrodes, and TIA B, which featured low noise levels, was tailored to record from small electrodes. Both topologies could scan the working electrode potential within a 2-V window and record currents on the order of microampere, at a 10-bit resolution (Fig. 6) . TIA A included a local common-mode feedback (LCMFB) OTA, configured in a unity-gain feedback to buffer the input scan voltage, and a resistive TIA. The cascode transistors in the current mirror ensured that the mirrored current closely followed the electrode current (I el ), irrespective of the voltage difference between the electrode and V MID . The TIA A output voltage (V out ) was equal to R f I el , where R f could be configured as 1 or 3 M . The OTA inside the TIA A had its dominant pole at the output stage and remained stable even for very large capacitances of the aforementioned pseudo-large electrodes, and rendered slow-rate CV applications possible.
TIA B was composed of a two-stage Miller-compensated opamp (A 1 ) and a G m cell. This topology resembled a resistive TIA, but the feedback resistor was replaced with a linear G m cell. The G m cell eliminated the feedforward path passing through the feedback resistor and thus prevented the scan voltage appearing at the output. The linearity of the G m cells (Fig. 6 ) was significantly improved by avoiding the body effect of M 1 and M 2 , and keeping V GS1 and V GS2 constant by a local feedback around M 1 , M 3 and M 2 , M 4 [39] . Therefore, the input differential voltage was almost entirely applied across R 1 and converted to a current. This current flowed through M 3 and M 4 and then got mirrored to the output branch. The cascode transistors at the output branch reduced the output current variation due to the scan voltage. The output current of the G m cell can be calculated as
where (W/L) 5 was equal to (W/L) 3 for this design. Since the input impedance of A 1 was very high, i out had to exactly match the electrode current. Consequently, the transimpedance of TIA B , R TIA, can be calculated as
, which can be tuned according to the experimental conditions.
D. Impedance Measurement Channels
The main challenge in integrating many impedance measurement (IM) channels with limited silicon area is to achieve simultaneously low noise level, high dynamic range, and low power consumption. The state-of-the-art IM systems typically tradeoff large area per channel and power for low noise [40] .
Most systems feature exclusively IM channels [10] , and only few systems combine both electrophysiology and IM [6] , [41] . While [41] reports electrode IM only, [6] reports IM of cardiac cells, however, with a poor spatial resolution.
To run IM in real time, a waveform generator with a programmable frequency (1 Hz-1 MHz) and amplitude (set by a 10-bit DAC) was integrated on chip (Fig. 7) . The generated sinusoidal voltage (V Stim ) was applied between the reference electrode and the selected working electrodes. The resulting current signal from each working electrode (I el = V Stim /Z el ) was converted into a voltage, and the impedance magnitude and phase were reconstructed with a lock-in-amplifier, realized by a low-noise TIA and two quadrature phase mixers, followed by a low-pass filter (LPF). The implemented TIA can be programmed with either resistive feedback for measuring large electrodes (impedance < 100 M ) or capacitive feedback for measuring electrodes smaller than 10-μm diameter (impedance > 100 M ). For the capacitive feedback TIA, a periodic reset [42] was used to avoid the amplifier going to saturation and keep the electrode potential at the reference voltage, V REF . To mitigate the drift of the electrodeelectrolyte interface capacitor C e , and the amplifier offset, the TIA circuitry included an auto zeroing (AZ) function. The amplifier offset was first stored in C AZ (200 fF) during the reset phase, so that during the measurement phase the voltage stored in C AZ cancelled the offset and low-frequency drift from the electrode (Fig. 7) . The TIA's output signal was mixed with the in-and quadrature-phase (I/Q) signals, which were generated by the waveform generator and phase-locked with V Stim to produce I/Q demodulated impedance signals. A double-balanced passive mixer architecture was selected, since passive mixers normally show higher linearity and negligible 1/f noise compared to their active counterparts [43] . An active differential LPF was used to filter out higher order harmonics and intermodulation products before the A/D conversion. The LPF can be bypassed or its gain set to 1 or 5 by tuning the feedback resistor. The cut-off frequency of the LPF was set to 16 kHz, which was about 1/46 of the sampling frequency of the ADC. The I/Q output of the lock-in-amplifier was digitized by the incremental single-bit SC ADC, consisting of an on-chip modulator and an off-chip decimation filter. To handle large input signal swing, while relaxing the slewing requirements of the integrators, cascade-of-integrators with feed-forward (CIFF) topology was employed [44] . Setting the sampling frequency to 750 kHz relaxed the anti-aliasing requirement, and the oversampling ratio was high enough to guarantee a resolution of 14 bits and a temporal resolution of 10 ms upon using proper filtering [40] . To reduce kT/C noise, a large sampling capacitor (1.6 pF) was used. The flicker noise and the offset contributed by the first-stage integrator opamp were suppressed by the AZ technique [45] .
E. Stimulation Channels
Sixteen stimulation buffers were integrated on the chip, grouped into two blocks of eight. Additionally, each block contained three DACs for producing the stimulation waveforms and two DACs for setting the limiting voltages, all five DACs shared by the eight stimulation buffers. Each buffer can be configured as voltage-only or current/voltagecontrolled buffer. Most reported stimulation buffers provide either voltage-or current-controlled stimulation pulses [46] . Here, the current/voltage-controlled buffers can simultaneously control both the output current and the output voltage. Current-controlled stimulation is desirable for precise charge delivery, independent of the electrode impedance, whereas controlling the stimulation voltage is needed to avoid tissue damage upon exceeding safe stimulation range. Fig. 8 shows the schematic of the stimulation buffer configured in the current/voltage-controlled mode. The core of this circuit is a positive current conveyor of type II (CCII+), an improved version of [47] , which converts DAC voltages into electrode currents. The default current range can be increased by closing S1 and S2, which increases the gain of the current mirror in the output stage from 1 A/A to about 11 A/A. R IN had a value of 50 k , therefore ±1.5 V DAC signal produced ±30 μA in the low-current mode and ±330 μA in the high-current mode. The voltage controllability was realized by OTA UP and OTA DN, which turned off either the positive or the negative output current, when the output voltage reached the predefined values of V UP or V DN , respectively. For the voltage-only controlled stimulation, OTA VolBuf was configured in the unitygain feedback and directly connected to the output. OTA VolBuf used the LCMFB technique as well, and had the dominant pole located at the output node, suited to drive the mainly capacitive electrodes. 
IV. SYSTEM INTEGRATION
A. Digital Control
A 48-MHz-serial peripheral interface (SPI) interface was used to stream the configuration data to the chip, followed by an on-chip cyclic redundancy check (CRC). The measurement/stimulation units and the electrode array were grouped into 26 independently addressable blocks that were interfaced by the on-chip controller using an addressing scheme. As the chip extended over 12 × 8.9 mm 2 , to guarantee the settling times of the 10-bit-word data generated by the different measurement blocks, the system Read Data Bus was divided into two busses, both running at 24 MHz. The data from the busses were fetched by the controller in an alternating manner at 48 MHz and sent off chip. The order in which the data generated by the measurement units were allocated on the two data busses was defined by the Bus Master module of the digital controller. To avoid data collision, an OR-tree was inserted between the busses and the measurement units. The chip output data was organized in packages, aligned with the sampling cycles, each featuring 2400 10-bit words, ending with a 20-bit CRC checksum.
B. Chip Layout and Fabrication
The chip was fabricated in a 0.18-μm CMOS technology (2P6M) and has a size of 12 × 8.9 mm 2 . The platinum electrodes were post-processed at wafer level by means of ion beam deposition and etching. In the same step, two Pt-resistors used as on-chip temperature sensors were fabricated and implemented in four-terminal sensing configurations. A multilayer SiO 2 /Si 3 N 4 passivation stack was deposited by plasma-enhanced chemical vapor deposition, on the one hand, to protect the CMOS circuits against the saline solution that was used as cell culture medium, and, on the other hand, to prevent the release of toxic aluminum and copper from the CMOS metal layers into the cell culture. Openings in the passivation, defining the electrode areas and wire bonding contacts, were fabricated in a reactive-ion etching step. A shifted-electrode layout [48] was employed to ensure a tight seal between the electrodes in the liquid phase and the CMOS metal layers and circuitry in the chip. Fig. 9 shows the micrograph of the chip, bio-compatible chip packaging, and an SEM image of the post-processed array surface with rat cortical neurons.
V. ELECTRICAL CHARACTERIZATION
A. Voltage Recording Channels
The integrated input-referred noise of an AP recoding channel, including the ADC, was 2.4 μV RMS in the AP band (300 Hz−10 kHz), and 5.4 μV RMS over the full band (1 Hz-10 kHz) [ Fig. 10(a) ]. The noise of an LFP recording channel was 3.6 μV RMS in the LFP band (1−300 Hz), and 4.3 μV RMS over the full band (1 Hz-10 kHz). The measured maximum input-referred offset ranged from −110 to 70 μV, which was achieved without dedicated offset compensation/calibration circuitry [29] , [30] [ Fig. 10(b) ]. The measured maximum gain of the recording channel was 76.4 dB. An excellent gain uniformity of σ = 0.14 dB [ Fig. 10(c) ] was measured by applying a common sinusoidal signal to all inputs. The two tuning curves of the first-and second-stage HPF corner frequency ( f HPF ) are illustrated in Fig. 10(d) . Fig. 10(e) shows the overall transfer function of all 2048 AP recording channels. The histogram inset demonstrates a good uniformity of f HPF (σ = 0.97 Hz), which indicates a good matching of the pseudo-resistors across all channels. Moreover, the SAR ADC achieved an SNDR A biphasic voltage-controlled pulse (300-mV phase amplitude and 200-μs phase duration) was applied to a single electrode (white cross), while the other electrodes were scanned in recording mode from the entire array (4.48 × 2.43 mm 2 ) at full spatial resolution (13.5-μm electrode pitch). 100 averages were computed for each electrode and temporally aligned with respect to the stimulation pulses. of 56.2 dB at a sampling rate of 1.28 MS/s and with an input signal frequency of 1.1 kHz. Finally, the measured power consumption of each AP channel was around 16 μW.
B. Neurotransmitter Detection Channels
The area per neurotransmitter channel was 0.04 mm 2 (TIA A ) and 0.047 mm 2 (TIA B ), whereas the power consumption amounted to 222 μW (TIA A ) and 178 μW (TIA B ).
The integrated input-referred noise of TIA A and TIA B , including the multiplexer and the ADC, was 200 and 120 pA rms , respectively [ Fig. 11(a) ]. The gain distribution is depicted in Fig. 11(b) . In Fig. 11(c) , FSCV at 300 V/s using the TIA B was conducted to measure four different concentrations of dopamine (DA) in phosphate-buffered saline (PBS, a saline which has similar electrical properties as physiological solution). 
C. Impedance Measurement Channels
The integrated input-referred noise (1 Hz-100 kHz) of the TIA with a 10-M feedback resistor was 6.4 pA RMS [ Fig. 12(a) ]. The area and power consumption of the IM channel amounted to 0.1 mm 2 and 412 μW, respectively, whereas the waveform generator occupies an area of 0.012 mm 2 and consumes 1.1 mW at 3.3 V supply voltage for driving a load of 10 nF at 1-MHz frequency. Pt-electrode-electrolyte interface was characterized in PBS, in a frequency range between 1 Hz and 1 MHz [ Fig. 12(b) ]. The same measurement was repeated after Pt-black electroplating, which was done by driving the current from an external Pt electrode (immersed into the Pt working solution) to the array electrodes, which were shorted to the chip's probe pad (current sink). As expected, in the frequency range from 10 Hz to 10 kHz the impedance showed a 1/f roll-off behavior, which evidenced the dominance of the double-layer capacitance. The predominantly capacitive behavior was also indicated by the phase angle, which ranged between 60°-80°. At frequencies over 10 kHz, spreading resistance started dominating the impedance, as the phase angle moved toward zero [48] . The effect of Pt-black deposition was 30-40 fold reduction of impedance magnitude.
D. Stimulation Channels
The area of a stimulation channel was 0.046 mm 2 . The power consumption was measured to be 251 and 306 μW per current/voltage-controlled stimulation buffer in the lowand high-current mode, respectively. Fig. 13 shows generated current/voltage-controlled pulses using the on-chip stimulation buffers with a load of 610 pF. The output current was switched off when the output voltage reached the predefined limits, in this case 2.65 V for V UP and 1.65 V for V DN . A ±1 V DAC signal resulted in ±20 μA output current for the lowcurrent mode and a ±0.55 V DAC signal resulted in ±100 μA output current for the high-current mode [ Fig. 13(a) and (b) ]. The linearity of the circuit was measured by running a DC sweep, which evidenced a 10-bit linearity for the low-current mode in the range of ±30 μA and a 9-bit linearity for the high-current mode in the range of ±300 μA. The linearity of the voltage-only controlled stimulation was measured to be 10-bit in the range of ±1.45 V.
VI. BIOLOGICAL MEASUREMENT RESULTS
The presented HD-MEA system was verified in in vitro measurements. Fig. 14(a) depicts average spike amplitudes of dissociated rat cortical neurons (Wistar) recorded by an HD 45 × 45 pixels electrode block connected to 2025 AP channels. A close-up of the spatial distribution of average AP waveforms, which most likely belong to a single neuron, is plotted in Fig. 14(b) . Fig. 14(c) depicts the average activity in a mouse cerebellar slice (C57Bl6J), recorded over the entire array by using a sparse electrode configuration (2000 AP channels, in a honey-comb configuration with an average of ∼5.5 pixels spacing between the recording electrodes). Fig. 14(d) shows a superposition of the recorded electrical activity map with a microscopy image of the cerebellar slice. The large number of AP channels featured on the chip enabled a quick overview of the tissue activity by using a single, sparse electrode configuration, which revealed the locations of the electrically active Purkinje neurons [49] .
Stimulus-evoked average activity of dissociated rat cortical neurons, triggered by a biphasic voltage pulse of 300-mV amplitude, was recorded over the entire electrode array area at full-spatial resolution and depicted in Fig. 15 .
VII. CONCLUSION
The presented HD-MEA system includes the largest number of measurement/stimulation functions to date, comprising electrophysiology readout, impedance measurement, and neurotransmitter detection, as well as stimulation capabilities (Table II) . At the same time, it features the largest active electrode array area (10.9 mm 2 ) to date, whereas the number of voltage recording channels (2048 AP + 32 LFP), the spatial resolution (13.5 μm electrode pitch), the noise characteristics, and the power consumption are comparable to those of the best state-of-the-art MEA systems. Any measurement/stimulation unit can be connected to any electrode on the array owing to the flexible electrode routing via the switch matrix. The possibility to perform different measurement/stimulation functions in parallel will pave the way to complex experiments that target multiple cellular parameters at once. He was a Post-Doctoral Researcher with the Bio Engineering Laboratory, until 2017. His current research interests include the design of CMOS-based microelectrode arrays and electronic setups for biosensors.
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